Translate to:

News
HardWare
Gadgets
Games
SoftWare
IT
Internet
Misc.
InsideHW
Syndicate
Quotes
Additional Translations
Forum Latest Posts
Forum Popular Threads
  1. PSU Calculator (14712 views)
  2. AMD Radeon HD 2900XT Review (13474 views)
  3. HTC Touch (9119 views)
  4. New World in Conflict Trailer (8069 views)
  5. Is it true that if you buy 1000mhz+ RAM.. (7724 views)
  6. Logitech MX1000 Laser Mouse (7681 views)
  7. Installing Linux as a second operating system (7605 views)
  8. How to convert high-definition movies for iPhone(f (6964 views)
  9. Can't Play MP3/WAV over HTTP (6860 views)
  10. Half Life Two: Episode Two (6021 views)
Home arrow News arrow First Details on a Future Intel Design Codenamed "Larrabee"
First Details on a Future Intel Design Codenamed "Larrabee" PDF Print
Written by Dragana Dimitrijevic   
Monday, 04 August 2008
The first product based on Larrabee will target the personal computer graphics market and is expected in 2009 or 2010. Larrabee will be the industry's first many-core x86 Intel architecture, meaning it will be based on an array of many processors. The individual processors are similar to the Intel processors that power the Internet and the laptops, PCs and servers that access and network to it.

 

Over time, the consistency of Intel architecture and thus developer freedom afforded by the Larrabee architecture will bring about massive innovation in many areas and market segments. For example, while current games keep getting more and more realistic, they do so within a rigid and limited framework. Working directly with some of the world's top 3-D graphics experts, Larrabee will give developers of games and APIs (Application Programming Interface) a blank canvas onto which they can innovate like never before.

Initial product implementations of the Larrabee architecture will target discrete graphics applications, support DirectX and OpenGL, and run existing games and programs. Additionally, a broad potential range of highly parallel applications including scientific and engineering software will benefit from the Larrabee native C/C++ programming model.

The Larrabee architecture has a pipeline derived from the dual-issue Intel Pentium processor, which uses a short execution pipeline with a fully coherent cache structure. The Larrabee architecture provides significant modern enhancements such as a wide vector processing unit (VPU), multi-threading, 64-bit extensions and sophisticated pre-fetching. This will enable a massive increase in available computational power combined with the familiarity and ease of programming of the Intel architecture.
Larrabee also includes a select few fixed function logic blocks to support graphics and other applications. These units are carefully chosen to balance strong performance per watt, yet contribute to the flexibility and programmability of the architecture.

A coherent on-die 2nd level cache allows efficient inter-processor communication and high-bandwidth local data to be access by CPU cores, making the writing of software programs simpler.
The Larrabee native programming model supports a variety of highly parallel applications, including those that use irregular data structures. This enables development of graphics APIs, rapid innovation of new graphics algorithms, and true general purpose computation on the graphics processor with established PC software development tools.

Larrabee features task scheduling which is performed entirely with software, rather than in fixed function logic. Therefore rendering pipelines and other complex software systems can adjust their resource scheduling based each workload's unique computing demand.
The Larrabee architecture supports four execution threads per core with separate register sets per thread. This allows the use of a simple efficient in-order pipeline, but retains many of the latency-hiding benefits of more complex out-of-order pipelines when running highly parallel applications.
The Larrabee architecture uses a 1024 bits-wide, bi-directional ring network (i.e., 512 bits in each direction) to allow agents to communicate with each other in low latency manner resulting in super fast communication between cores.

The Larrabee architecture fully supports IEEE standards for single and double precision floating-point arithmetic. Support for these standards is a pre-requisite for many types of tasks including financial applications.

 
Related News
Contents copyright © 2007-2009 by Digital World. All rights reserved.
All trademarks used are property of their respective owners.
News comments and forum posts remain property of posters.